Improved 24-Bit Binary Multiplier Architecture for Use in Single Precision Floating Point Multiplication. IJCSNT 2018, 7 (2), 48-60. https://doi.org/10.18486/ijcsnt/7.2.093.