1.
Improved 24-bit Binary Multiplier Architecture for use in Single Precision Floating Point Multiplication. IJCSNT. 2018;7(2):48-60. doi:10.18486/ijcsnt/7.2.093