Improved 24-bit Binary Multiplier Architecture for use in Single Precision Floating Point Multiplication. (2018). International Journal of Communication Systems and Network Technologies, 7(2), 48-60. https://doi.org/10.18486/ijcsnt/7.2.093