“Improved 24-bit Binary Multiplier Architecture for use in Single Precision Floating Point Multiplication”, IJCSNT, vol. 7, no. 2, pp. 48–60, Aug. 2018, doi: 10.18486/ijcsnt/7.2.093.