[1]
“VLSI Interconnect Delay and Crosstalk Models - A Review”, IJCSNT, vol. 9, no. 2, pp. 97–107, Aug. 2020, doi: 10.18486/ijcsnt/9.2.120.