“Improved 24-Bit Binary Multiplier Architecture for Use in Single Precision Floating Point Multiplication”. International Journal of Communication Systems and Network Technologies, vol. 7, no. 2, Aug. 2018, pp. 48-60, https://doi.org/10.18486/ijcsnt/7.2.093.