Processing of Multiple Digital Signals Based on Real-time Walsh Transform
DOI:
https://doi.org/10.18486/ijcsnt/1.2.009Keywords:
Fast Hadamard Transform, Real-time Walsh Transform, Walsh Transform, Real-time Inverse Walsh Transform, Inverse Walsh Transform, Walsh Functions, Walsh Series, Walsh Coefficients, Rademacher Functions, Dyadic ConvolutionAbstract
In this paper, the design and implementation of processing of multiple digital signals using real-time Walsh transforms is presented. The design of real-time Walsh is able to produce output instantly even before all input data have been given to the system. The design system consists of Walsh Transforms, some Digital Signal Processing (DSP) circuits, and inverse Walsh transform. The realtime Walsh and inverse Walsh transforms are also designed to produce right results for all possible combinations of input data. DSP block is designed to perform addition, subtraction, and dyadic convolution process of Walsh coefficients of two or more digital signals. Comparisons to the previous methods are presented in details. It was found that the design of real-time Walsh transform structure performs better than many of the reported results in the literature.
References
M. Maqusi, Applied Walsh Analysis, 1st ed., Heyden and Son Ltd., London, 1981.
K. G. Beauchamp, Applications ofWalsh and Related Functions -With an Introduction to Sequency Theory, Academic Press, 1984.
M. G. Karpovsky, R. S. Stankovic and J. T. Astola, Spectral Logic and Its Applications for The Design of Digital Devices, John Wiley & Sons Inc. Publication, New Jersey, 2008. DOI: https://doi.org/10.1002/9780470289228
A. M. A. Bin Ateeq, S. A. Abbasi, and A. R. M. Alamoud, Hardware Realization ofWalsh Functions and Their Applications Using VHDL and Reconfigurable Logic, ICM 2002, Beirut, Lebanon, pp 58–61, 2002. DOI: https://doi.org/10.1109/ICM-02.2002.1161496
S. M. Qasim and S. A. Abbasi, Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions, Proceedings of the Second International Conference of Emerging Technologies 2006, (ICET), Peshawar, Pakistan. 205–210, Nov. 2006. DOI: https://doi.org/10.1109/ICET.2006.336022
B. J. Fino, V. R. Algazi, Unified Matrix Treatment of the Fast Walsh-Hadamard Transform, IEEE Transactions on Computers, Vol. 42, pp: 1142–1146, 1976. DOI: https://doi.org/10.1109/TC.1976.1674569
A. Amira, A. Bouridane, P. Milligan, and M. Roula, An FPGA Implementation of Walsh-Hadamard Transforms for Signal Processing, Proceeding of IEEE International Conference on Acoustic, Speech and Signal Processing, Vol. 2, pp: 1105–1108, 2001. DOI: https://doi.org/10.1109/ICASSP.2001.941114
A. Amira, A. Bouridane, and P. Milligan, A Novel Architecture of Walsh Hadamard Transform using distributed Arithmetic Principles, Proceeding of The 7th IEEE International Conference on Electronics, Circuit & Systems (ICECS’2K), Beirut, Lebanon, 2000.
A. Amira, A. Bouridane, P. Milligan, and M. Roula, Novel FPGA Implementations of Walsh-Hadamard Transforms for Signal Processing, Proceeding of IEE Vision, Image, and Signal Processing, Vol. 148, Issue: 6, 2001. DOI: https://doi.org/10.1049/ip-vis:20010674
B. J. Falkowski and T. Sasao, Unified Algorithm to Generate Walsh Functions in Four Different Orderings and Its Programmable Hardware Implementations, Proceeding of IEE on Vision, Image and Signal Processing, Vol. 152, Issue: 6, pp: 819–826, 2005. DOI: https://doi.org/10.1049/ip-vis:20045123
A. Amira and S. Chandrasekaran, Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 15, Issue: 3, pp: 286–295, 2007. DOI: https://doi.org/10.1109/TVLSI.2007.893606
P. K. Meher and J. C. Patra, Fully-Pipelined Efficient Architectures for FPGA Realization of Discrete Hadamard Transform, Proceeding of International Conference on Application-Specific Systems, Architecture and Processors (ASAP 2008), pp: 43–48, 2008. DOI: https://doi.org/10.1109/ASAP.2008.4580152
Zulfikar, S. A. Abbasi and A. R. M. Alamoud, FPGA Based Processing of Digital Signals Using Walsh Analysis, Proceeding of IEEE International Conference on Electrical Control & Computer Engineering (INECCE 2011), Pahang, 21–22 June, 2011. DOI: https://doi.org/10.1109/INECCE.2011.5953922
M. Y. Zulfikar, S. A. Abbasi and A. R. M. Alamoud, FPGA Based Analysis and Multiplication of Digital Signals, IEEE Proceeding of Second International Conference on Advances in Computing, Control and Telecommunication Technologies (ACT 2010), pp: 32–36, Jakarta, 2–3 Dec, 2010. DOI: https://doi.org/10.1109/ACT.2010.20
Downloads
Published
Issue
Section
License
Copyright (c) 2026 Zulfikar, Shuja A. Abbasi, A. R. M. Alamoud
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
